Newsletter

Power Management DesignLine  >  Design Center

Designing a stable DC/DC control loop



Page 1 of 2

Power Management DesignLine

Designing the compensation network in a DC/DC converter can be a mystery if one does not know where to place the poles and zeros of the error amplifier and how much gain the error amp needs. Normally, a lot of trial and error is used to try to stabilize the control loop of a DC/DC converter. Here's a systematic approach to getting the job done.

Overview
As switching frequencies increase so does the bandwidth of the feedback signal. The feedback signal bandwidth is usually at least one-fifth to one-tenth of the switching frequency. The bandwidth of the feedback signal is determined by measuring the crossover frequency of the open loop transfer function. The frequency where the open-loop transfer function is at unity gain is called the crossover frequency. With switching frequencies in the megahertz region it is not uncommon to have crossover frequencies (fco) of the open-loop gain in the hundreds of kilohertz. Regardless of the operating frequency of a DC/DC converter, the method we'll apply will provide excellent results.

A regulated switching power supply has a controlled output by means of a negative feedback system. A feedback system inherently presents the possibility for oscillation (instability). Any system containing feedback will oscillate under certain conditions. It is essential to know when and under what conditions the system will remain stable.

Feedback theory
It is important to know the criteria necessary for a feedback system to remain stable, therefore we need to look at feedback theory to gain some insight. Figure 1 illustrates a system with negative feedback.


(Click on Image to Enlarge)

Figure 1: A system with negative feedback

The closed loop transfer function is:

When 1 + G(s)H(s) = 0. the system is clearly unstable. Therefore the condition G(s)H(s) ≠ -1 is one criteria for stability. G(s)H(s) = T(s) is called the open-loop transfer function. The magnitude of T(s) is the open-loop gain, sometimes called the loop gain, and Tθ(s) is the phase of the open-loop gain or simply the loop phase. Thus when |T(s)| =1 and Tθ(s) = -180 degrees, the system is unstable.

The open-loop gain and phase determines the stability of a system. It may seem confusing to call T(s) the open-loop gain when it is a closed-loop system it is describing. We call G(s)H(s) the product of the forward gain and the feedback gain around the loop. When H(s) is non-zero, the system clearly has feedback and therefore describes a closed-loop system.

Another criteria for a stable system is when the magnitude |T(s)| = 1 and the phase Tθ(s) ≥ -180.

DC/DC converter feedback system
Figure 2 shows the simplified system schematic of a voltage mode synchronous buck DC/C converter such as Micrel's MIC2130/1. The internal transconductance error amplifier is used for compensating the voltage feedback loop by placing a capacitor (C1) in series with a resistor (R1) and another capacitor C2 in parallel from the COMP pin to ground. (Note: Ceramic output caps may require type III compensation and is the subject of a different article). The DC/DC converter is represented as gain blocks in Figure 3.


(Click on Image to Enlarge)

Figure 2: Simplified system schematic

From feedback theory, one of the criteria for stability is when the open-loop gain T(s) = 1 (i.e., 0db), then the open-loop phase Tθ(s)| ≥ -180 degrees, i.e., the phase has to be greater (less negative) than -180 degrees. The amount the phase is greater than -180 degrees is called the phase margin, typically 30 to 60 degrees. Phase margin is a key parameter when predicting the stability of the system and how much overshoot and undershoot the system exhibits during transients.


(Click on Image to Enlarge)

Figure 3: The DC/DC converter, gain-block representation

The open-loop transfer function, magnitude, and phase is given by:

T(s) = Gea*GPWMcmp(s)*GPWRS(s)*Gflt(s)*Hfb(s),

where the magnitude is:

|T(s)| = |Gea(s)| + |GPMWcmp(s)| + |GPWRS(s)| + |Gflt(s)| + |Hfb(s)|

and the phase is:

Tθ(s) = θea + θPWMcomp + θflt + θfb

The gain of the transconductor type error amp in Fig. 3 is given by:

For Micrel's MIC2130 family of controllers, gm = 1.5 millisiemens and


(Click on Image to Enlarge)


i.e., with the MIC2130/1 having a maximum duty cycle equal to 85 percent. Further,


(Click on Image to Enlarge)


and where:


(Click on Image to Enlarge)

For simplicity, we combine the PWM comparator gain and the power stage gain and call it the modulator gain. Therefore:


(Click on Image to Enlarge)


and where the magnitude of T(s) is |T(s)| = |Gea(s)| + |GMOD(s)| + |Gflt(s) + |Hfb(s)|. Therefore θMOD = 0° The phase of the output filter includes the complex poles of the inductor L and the output capacitance COUT. And at higher frequencies there is a phase boost caused by the zero generated by the equivalent series resistance (ESR) of COUT. Therefore the filter has 2 poles at F0 and a zero at Fesr. In addition, θflt = -180° at F0 and +90 at Fesr.

Steps for designing a stable DC/DC converter
1. Use a network analyzer to measure and plot the modulator & filter gain, (Vout/Vcomp) = GMOD(s) * Gflt(s) in Fig. 2.
2. From the plot, find the gain at the desired crossover frequency, fco (select a frequency that is one-fifth to one-tenth the switching frequency).
3. Given that we know GMOD(s) * Gflt(s) and the feedback gain H(s), determine the required gain of the transconductance error amp (Eq. 2) so that the open-loop gain at fco is 0 dB. Thus

|T(2πfco)| = 0 = |Gea (2πfco) | + |GMOD (2πfco)| + |Gflt (2πfco)| + |Hfb (2πfco)|
and thus:
|Gea (2πfco) | = – |GMOD (2πfco)| – |Gflt (2πfco)| – |Hfb (2πfco)|

4. Design the error amp with enough gain so that the open-loop gain is 0 dB at fco.
5. Locate the poles and zero of the error amp for the desired phase margin.

Design example
Let's consider the MIC2130 family of controllers as an example, with: Vin = 24; Vout = 3.3; Iout = 10 amps; L = 7.3 microhenries, C = 670 microfarads; Resr = 40 milliohms; Fsw = 150 kHz. The gain and phase of the modulator and filter is Vout/Vcomp = GMOD(s) * Gflt(s) (see block diagram of Fig. 2). A computer generated output of Vout(s)/Vcomp(s) is shown in Figure 4.


(Click on Image to Enlarge)


(Click on Image to Enlarge)

Figure 4: Modulator phase and gain



Page 2: next page  

Page 1 | 2



Rate this article
WORSE | BETTER
1 2 3 4 5




 Featured Jobs
Skyline Solar Inc. seeking EE, Systems Engineer in Mountain View, CA

Northrop Grumman seeking RF Systems Engineer in Baltimore, MD

T-Mobile seeking Senior Voice Messaging Engineer in Bellevue, WA

ACCO seeking Electromechanical Product Design Engr in Lincolnshire, IL

ITT Corporation seeking Staff Engineer in Thousand Oaks, CA

More jobs on EETimesCareers
 Sponsor
 CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS:

 SPONSOR

 RECENT JOB POSTINGS
For more great jobs, career related news, features and services, please visit EETimes' Career Center.