Newsletter

Squeeze power efficiency out of processor-based designs -- Part one

Architect embedded systems following power-saving tips and tricks

Page 1 of 6

Power Management DesignLine

Low power consumption is paramount in all types of processor-based embedded systems. Battery-based portable systems obviously require a low-power methodology. But even line-powered systems also benefit from a low-power architecture that eliminates heat and meets power-usage guidelines. In this two-part article, we offer tips and tricks for power optimization and power system design. Part one focuses how to minimize power consumption by adequately using multiple power operating modes. Part two will provide tips for optimizing resources and extending battery life by designing more efficiently.

Processors play a key role in minimizing power consumption and extending battery life. Too often, designers limit their options for minimizing power consumption to little more than using low-power components. In fact, because processors can control the entire system, they in turn offer several ways to reduce and save on power consumption.

Adopting a disciplined thought process that includes gaining a thorough understanding of how the application affects power, identifying power-hungry parts of the design and application, comparing configuration options and writing power-efficient code are keys ways to maximize power efficiency overall.

As a starting point, think of processor power consumption as having two fundamental power components: static and active. Static power is consumed when there is no CPU activity on the digital signal processor (DSP) or microcontroller (MCU). For the most part, static power is determined by semiconductor process technology, processor core and I/O voltages, and device operating temperature. Semiconductor vendors can minimize static power with process-oriented adjustments such as using processes and transistors with low leakage currents and power-optimized design constraints -- the accompanying tradeoff, however, is often lower frequency and thus lower processor performance.

System designers have minimal control over static power aside from taking the obvious first step of choosing a processor that can deliver the optimal performance required by the application, but provides the lowest static power consumption, as specified by the manufacturer, and secondly by maintaining low case temperatures of the device.

On the other hand, system designers can exert considerable control over active power consumption as it is the power consumed when the chip is in use. Major contributors to active power are the CPU voltage, frequency, activity, its peripherals activity and the off chip memory activity. Designers can obtain granularity of power consumption estimates by analyzing each component's activity levels of CPU and I/O using power application spreadsheets provided by Texas Instruments.



Page 2: Estimating power consumption  

Page 1 | 2 | 3 | 4 | 5 | 6







Related Content

TECH PAPER
1. Designing and Deploying with Mobile Virtualization

TECH PAPER
2. Designing Systems Without a Suspend Supply

TECH PAPER
3. Power Sequence and Reset Utilizing the Intel EP80579 Integrated Processor Product Line

TECH PAPER
4. Architecting Tomorrow's Electrical Grid

 


 Featured Jobs
Ascension Health seeking Solutions Development Analyst in St. Louis, MO

National Semiconductor seeking Principal IC Design Engineer in Santa Clara, CA

Taylor Guitars seeking Sr. Web Designer in El Cajon, CA

Covidien seeking Hardware Manager in Boulder, CO

Sierra Nevada seeking Software Engineer in Hagerstown, MD

More jobs on EETimesCareers
 Sponsor
 CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS:

 SPONSOR

 RECENT JOB POSTINGS
For more great jobs, career related news, features and services, please visit EETimes' Career Center.