Good power integrity cannot be achieved by simply modifying power routing just prior to tapeout based on signoff analysis results. It comes as a result of paying attention to power requirements throughout the design flow from early design conception, through implementation, all the way to signoff.
Cadence authors explain.